√ S/N: 09/832,884

6/4/2001

DOCKET NO.: L/M-102-DIV

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: St ve M. Danziger, et al.

Serial No.: 09/832,884

Divisional of 09/321,565

Art Unit:

2813

Filed:

April 12, 2001

Examiner:

TO BE ASSIGNED

For: Method and Apparatus for Evaluating a Known Good Die Using

Both wire Bond and Flip-Chip Interconnects

PTO FORM 1449 SUBMISSION

To the second	- White	U.S. PATENT DOCUMENTS	
Examiner Initials*	U.S. Patent Document Number	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY
EP	5,796,169	Robert C. Dockerty et al.	09-18-1998
Ef	5,783,868	Terry R. Galloway	07-21-1998
EP	5,731,709	John R. Pastore, et al.	03-24-1998
Ef	5,686,318	Warren M. Farnworth et al.	11-11-1997
EP	5,598,036	Tony H. Ho	01-28-1997
GP	5,517,127	Richard J. Bergeron et al.	05-14-1996
EP	5,490,042	Cornelius C. Perkins	02-06-1996
al	5,490,040	Gene J. Gaudenzi et al.	02-06-1996
EP	5,483,421	Ronald W. Gedney et al.	01-09-1996
SP .	5,391,917	Richard J. Gilmour et al.	02-21-1995
EP	5,367,763	Ken Lam	11-29-1994
Er	5,334,857	Timothy J. Mennitt et al.	08-02-1994
E	5,274,913	Kurt R. Grebe et al.	01-04-1994
98	5,216,278	Paul T. Lin et al.	06-01-1993
EP	5,059,899	Warren D. Farnworth et al.	10-22-1991
EP	5,047,711	William H. Smith et al.	09-10-1991
3/2	4,975,765	Karl-Peter Ackermann	12-04-1990
EP	4,951,098	Christopher J. Albergo, et al.	08-21-1990

/ \$/N: 09/832,884

U.S. PATENT DOCUMENTS (Continued From Previous Page)					
Examiner Initials*	U.S. Patent Document Number	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY		
G .	3,429,040	L.F. Miller	02-25-1969		
98	3,401,126	L.F. Miller et al.	09-10-1968		

	OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	,
Examiners Initials*	Include Author (CAPITAL LETTERS), title of article, book, magazine, etc. date, page(s), volume-issue number(s), publisher, city and/or country where published	T**
PE	"Solder Ball Size and Uniformity",http//yoda.ccsm.uiuc.edu/research/hsieh/size.html Date Unknown	
UN O L TOST 2	RATES, Jim, "KGD: A State of the Art Report", Advanced Packaging, February 1999, pp. 30, 32.	
Ta TRADESE	YOCHIM, Heidi, "Protecting Bare Die From ESD and Contamination", Advanced Packaging, February 1999, pp. 34, 36.	
G	GOLDMANN, L.S., "Self-Alighment Capability of Controlled-Collapse Chip Joining," 22nd Electronic Components Conference Proceedings, Washington, D.C., May 1972.	
S	GOLDMAN, L.S., "Geometric Optimization of Controlled Collapse Interconnections", IBM Journal of Research Development, May 1969, pp. 251-265.	
Ef	MILLER, L.F., "Controlled Collapse Reflow Chip Joining", IBM Journal of Research Development, May, 1969, pp. 239-250.	
Er	NORRIS, K.C. et al., "Reliability of Controlled Collapse Interconnections:", IBM Journal Research Development, May 1969, pp. 266-271.	
3	CAVANAUGH, D.M., "Thermal Comparison of Flip-Chip Relative to Chip-And-Wire Semiconductor Attachment in Hybrid Circuits: An Experimental Approach," IBM, Date Unknown, pp. 214-219.	

Examiner Signature Evan Fert Date Considered	ed 9-19-02
--	------------

^{*}Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{**}Applicant is to place a check mark here if English language translation is attached